
CY2SSTV857
.......................... Document #: 38-07557 Rev. *E Page 5 of 8
CLK
CLK#
DDR-SDRAM
PLL
FBIN
FBIN#
120 Ohm
DDR-SDRAM
Stack
DDR-SDRAM
Stack
120 Ohm
VTR
VCP
0.3"
= 2.5"
= 0.6" (Split to Terminator)
DDR-SDRAM
represents a capacitive load
FBOUT#
FBOUT
DDR-SDRAM
Output load capacitancce for 4 DDR-SDRAM Loads: 10 pF < CL < 16 pF
Figure 5. Clock Structure # 1
60 O h m
Re c e iv e r
VC P
VT R
R
T = 12 0 O h m
OU T
OU T #
V DDQ
60 O h m
14 pF
V DDQ/ 2
V DDQ / 2
VD D Q
Figure 6. Differential Signal Using Direct Termination Resistor